Abstract-The sub-threshold swing (S) defines the sharpness of ON-OFF switching of a field effect transistor (FET), with S = 0 corresponding to abrupt switching characteristics. While thermodynamics dictate S ≥ 60 mV/decade for classical FETs, a new class of switches which we call "Landau switches" e.g., suspended gate FET (SG-FET) and ferroelectric FET (FE-FET) use inherently unstable (negative capacitance) gate insulators to achieve abrupt switching. Unfortunately, S = 0 switching in Landau switches is always achieved at the expense of an intrinsic hysteresis, making them unsuitable for low-power applications. The fundamental question therefore is: under what conditions, hysteresis-free abrupt switching can be achieved in a Landau switch? In this paper, we first provide an intuitive classification of all semiconductor FETs in terms of their energy landscapes and identify a two-well energy landscape as the characteristic feature of all Landau switches. We then use the SG-FET as an illustrative example to conclude that a flat energy landscape is essential for hysteresis-free abrupt switching. In contrast, a hysteresis-free smooth switching (S ≤ 60 mV/decade) is less restrictive, and is obtained by stabilizing the unstable gate insulator in its negative capacitance regime. Our conclusions have broad implications for the analysis and design of ultralow power sub-60 mV/decade switches.
I. INTRODUCTION

S
CALING of field effect transistors (FETs) may eventually come to an end due to the nonscalability of sub-threshold swing (S); whose minimum value is thermodynamically limited to 60 mV/decade at room temperature. There is a worldwide search for the next logic switch [1] that can overcome the "Boltzmann tyranny" [2] of classical FETs and reduce S below the Boltzmann limit. The sub-threshold swing (S) is defined as the change in gate voltage (V G ) required for one order change in the drain current (I DS ) i.e., 
where C s is the depletion capacitance, C ≡ C ox C ins / (C ox + C ins ) is the series capacitance of gate insulator (C ins = /y) and thin SiO 2 layer (C ox ). Here, and y are, respectively, the permittivity and the thickness of the gate insulator.
In a classical Boltzmann switch, the "top of the barrier" transport in the channel dictates n = 60 mV/decade [3] at room temperature; whereas traditional gate insulator with C ins > 0 dictates m > 1 (2) . These two facts lead to S ≥ 60 mV/decade for classical FETs. In the literature, there have been two major approaches to reduce S below 60 mV/decade ( Fig. 1(c) ). The first scheme involves reducing n < 60 mV/decade (while keeping m fixed) by modifying the transport within the channel (e.g., source to channel tunneling in tunnel-FETs [4] , impact ionization in I-MOS [5] , etc.). In the second approach, m is reduced below one by changing the gate-insulator. In this scheme, the classical gate insulator characterized by a single well energy landscape as shown in Fig. 1(d) , is replaced by an inherently unstable gate insulator which exhibits a two-well energy landscape, Fig. 1(e) . We call this new class of switches Landau switches (as opposed to Boltzmann switches), because the characteristic two-well energy landscape is associated with the phase transition processes [6] and is elegantly interpreted by the Landau theory. Here, we focus on two illustrative examples of Landau switches, namely, FE-FET [7] , and SG-FET [8] , [9] .
The gate insulator is a ferroelectric material in a FE-FET; whereas an SG-FET has an air-gap as the gate insulator (Fig. 2) . In a FE-FET, instability in C ins = /y arises due to instability in ; whereas in an SG-FET due to instability in y, i.e., pull-in instability [10] . The two wells (W 1 and W 2 ) refer to two polarization states (P) in the ferroelectric, whereas they refer to gate up (y = y 0 ) and down (y = 0) positions in an SG-FET. The abrupt switching from one well (i.e., W 1 ) to another (i.e., W 2 ) causes m = 0 (the role of inherent instability) and thus gives rise to abrupt switching characteristics equivalent to 0 mV/decade as shown in Fig. 1(f) .
In principle, the abrupt switching could potentially reduce the energy dissipation to E d = Q V V, when operated between points O 1 and O 2 in Fig. 1(f) . Here, Q V is the difference in the charge between the two states (O 1 and O 2 ) and V is fundamentally dictated by thermal noise [11] . Unfortunately, the abrupt switching always comes at the cost of an intrinsic hysteresis, because once switched from W 1 to W 2 , switching back from W 2 to W 1 does not occur at the same applied voltage. Therefore, hysteresis in Landau switches ( Fig. 1(f) , the bottom sub-figure in Fig. 1(c) ) dictates the energy dissipation (E d = Q V H V with H V being the width of the hysteresis), because the switch must operate between points O 3 and O 2 in Fig. 1(f) . The fundamental question is: under what conditions, hysteresis-free abrupt switching ( Fig. 1(g) ) can be realized in a Landau switch?
This paper is organized as follows. In Section II, we discuss the physics of hysteresis in an SG-FET. The question of hysteresis-free 0 mV/decade switching is addressed in Section III. Section IV shows a unique-material independent way of achieving hysteresis-free sub-60 mV/decade switching. In Section V, we explore the prospects of hysteresis-free abrupt switching in a FE-FET to verify, whether the conclusions based on an SG-FET are general enough to be applicable to another example of a Landau switch. Our conclusions are summarized in Section VI. Fig. 2(a) shows the schematic of an SG-FET in which gate is a fixed-fixed beam and air-gap creates the gate insulator. The structure is similar to a resonant gate transistor [10] . The operation of an SG-FET is typically modeled by the solutions of the Euler-Bernoulli beam equation (for mechanical part) coupled with the Poisson's equation (for electrical part) and have been discussed in detail in [12] - [14] . Here, we however use a spring-mass system [10] , [15] , [16] to focus only on the essential physics of operation. In a spring-mass system, the movable gate is suspended from a spring as shown in Fig. 2(b) . At a dc bias V G , the position (y) of the gate is dictated by the minimization of the total system energy (U = U s + U e ). The mechanical spring energy (U s ) and the electrostatic energy (U e ) are given by
II. THEORY OF HYSTERESIS
where k is stiffness of the gate, y 0 is the initial air-gap, 0 is the permittivity of free space, A is the area of gate electrode, and y eff d = 0 /C s is the effective channel thickness (normalized to air) for a constant C s . We have taken the length of fixed-fixed beam to be W (equal to channel width) and its width to be L (equal to channel length) (
where δ is a geometrical constant, E is the Young's modulus of gate material, and H is the thickness of the gate. To understand the operation of an SG-FET, let us consider the evolution of U − y profiles as a function of V G in Figs. 3(a) and (b). For a given V G , the system is stabilized at the minimum of U , shown by open circles in Fig. 3 (a). Filled symbols in Fig. 3(a) denote the other minima, characteristic of a two-well system. With increasing V G , the gate is stabilized at a smaller gap and y decreases, Figs. 3(a) and (c). When V G exceeds the pull-in voltage (V PI ), the U − y profile does not exhibit any local minima, making the SG-FET inherently unstable. Therefore, the gate can no longer be stabilized in air. The gate is now pulled-in to stabilize at y = 0, corresponding to the global minima of U , Figs. 3(a) and (c). This well-known pull-in instability [10] , [17] , [18] of an SG-FET occurs at a critical gap y c given by (see Appendix A for derivation)
Note that, for y eff d 2y 0 , y c reduces to 2/3y 0 . In other words, the gate can only be stabilized in the region 2/3y 0 < y < y 0 ( Fig. 3(d) ). We stress that this discontinuous jump in y-V G characteristic (i.e., y c = 0) makes C ins = 0 /y discontinuous, with a corresponding jump in the I DS -V G characteristics corresponding to S = 0 mV/decade.
When V G is reduced, gate does not immediately spring back in air at V G = V PI . This is because of the presence of an energy barrier (Fig. 3(b) , green curve). Therefore, gate remains at y = 0 (shown by open triangles in Figs. 3(b) and (c) ) until V G is reduced such that energy barrier vanishes (Fig. 3(b) , magenta curve). This occurs at pull-out voltage (V PO ) and any reduction in V G < V PO , releases the gate, Figs. 3(b) and (c). This asymmetry between pull-in and pull-out results in hysteretic y-V G characteristics i.e., H V = V PI − V PO = 0 (Fig. 3(c) ) and hysteretic I DS −V G characteristics as shown in Fig. 1(f) . Given this background, we now explore the prospects of hysteresisfree (H V = 0) abrupt switching (S = 0 mV/decade) in Landau switches.
III. HYSTERESIS-FREE ABRUPT SWITCHING
Hysteresis-free abrupt switching in an SG-FET must display a y-V G characteristics similar to that of Fig. 4(a) , i.e., H V = 0 and y c = 0. Such y-V G characteristics can be obtained, if the total energy of the system (U T ) is flat at the pull-in point, as shown in Fig. 4(b) . A flat energy landscape allows switching of the gate between y = y c and y = 0 with infinitesimally small change in V G . Fig. 4 (c) shows the energy landscape (based on (3) and (4)) of an SG-FET at pull-in exhibiting energy barrier. Therefore, the flat energy landscape in Fig. 4 (b) can only be achieved by incorporating an external energy component (U ext ) to compensate the energy barrier at the pull-in point. This additional energy is given by
and is plotted in Fig. 4(d) . In principle, U ext can be provided by a nonlinear spring [19] i.e., U NL s = U s + U ext . Indeed, such a "nonlinear spring" is a prerequisite for hysteresis-free abrupt switching in all Landau switches. In an SG-FET, however, it is known that a realistic spring (made up of linear elastic material) can only provide nonlinearity of up to the third order, i.e., U real 4 , where k is a geometrical constant associated with spring of cubic nonlinearity [20] , [21] . This cubic nonlinearity of spring may not completely compensate the energy barrier, but it reduces the hysteresis window by increasing the pull-out voltage and thus leads to lower power dissipation. In general, the pull-out voltage is affected predominantly by the nonlinear spring term and therefore can be tuned by tuning k to reduce hysteresis. Note that, hysteresis can be tolerated provided it is contained within the power supply window (i.e., H V < V DD ) for desired performance. Most importantly, our analysis and results (6) should inspire research into new material, spring, and/or gate electrode designs that can flatten the highly nonlinear energy landscape of an SG-FET to achieve hysteresis-free abrupt switching.
IV. HYSTERESIS-FREE SMOOTH SWITCHING
In contrast to hysteresis-free abrupt switching, hysteresisfree smooth switching (H V = 0 and 60 mV/decade > S > 0 mV/decade) requires a benign y-V G characteristics with H V = 0 and y c = 0. Since H V ∝ y 2 c (see Appendix A for This switching behavior has fundamentally been made possible by stabilizing the gate in its inherently unstable regime. This stabilization comes from an inherent negative feedback provided by the series capacitor (C s ) (depletion capacitance), so that the voltage-drop across air-gap capacitor (V air ) decreases when the gate enters in the unstable regime ( Fig. 5(d) ). This decrease in V air amplifies the voltage-drop across C s (channel potential (ψ s )) as shown in Fig. 5(d) . This amplification in ψ s is directly reflected in the body factor m < 1, symbols in Fig. 5(e) . If one accounts for the charge build up inside the semiconductor (i.e., voltage dependence of y eff d for a variable C s ), it can be shown that (see Appendix C for derivation)
where q is the charge on an electron, s is dielectric constant of channel material, and N A is the channel doping. C air is the effective air-gap capacitor. Interestingly, the air-gap capacitor effectively acts like a negative capacitor when gate enters in the unstable regime (i.e., C air < 0 when y < 2/3y 0 , 7(b)) and thus, provides necessary voltage amplification to reduce m below one.
The value of N A should be within a range (4.8 × 10 15 cm −3 < N A < 8.5 × 10 15 cm −3 , for y 0 = 10 nm and K = 0.0465 N/m) so that it provides the necessary series capacitance to stabilize the gate throughout the airgap. Note that, the value of N A should not be too high (dictated by the air-gap), otherwise, channel will not be able to provide the sufficient series capacitance. It should also not be too low either, otherwise, channel will be inverted and C s will be too high to stabilize the gate throughout the air-gap. As an illustrative example, N A = 4.95 × 10 15 cm −3 stabilizes the gate throughout the air-gap. The corresponding I DS − V G characteristics obtained from the self-consistent numerical simulations (see Appendix B for numerical simulations framework) is shown in Fig. 5(f) . In the sub-threshold regime, I DS -V G characteristics is highly nonlinear and does not exhibit a constant sub-threshold swing. Therefore, we define an effective sub-threshold swing (S eff ) for I DS (y = 2/3y 0 ) < I DS < I DS (y = 0) when the SG-FET is biased in the negative capacitance regime.
Considering this, S eff is given by V log 10
where V is defined in Fig. 5(f) . The value of S eff for the chosen parameters is 39.3 mV/decade and is less than the fundamental thermodynamic limit of 60 mV/decade.
Note that, the idea of using a series capacitor to achieve y c = 0 is long known in MEMS literature [22] , [23] , however, its implications as a negative capacitor in a FET has not been appreciated. As opposed to other sub-60 mV/decade switches, such as FE-FET with negative capacitance [24] , Tunnel-FET [4] , and impact ionization FET [5] , an SG-FET is unique because it does not require any specific material to achieve hysteresis-free sub-60 mV/decade switching.
V. DISCUSSIONS Based on the analysis of an SG-FET, let us summarize the general conclusions regarding Landau switches:
1) hysteresis-free abrupt switching (S = 0) in Landau switches requires an extra energy component to flatten the intrinsic two well energy landscape; 2) hysteresis-free sub-60mV/decade switching is obtained by stabilizing the gate insulator in the unstable regime. We now validate the generality of these conclusions using a FE-FET. We again follow the same procedure and look at the evolution of energy landscapes of a FE-FET. We consider a single crystalline ferroelectric as the gate insulator in the FE-FET. Using the modeling framework discussed in detail in [24] - [26] , the total energy (U ) of a ferroelectric dielectric system is given by-
where α, β, and γ are material dependent constants, E = V G /y 0 is the applied electric field and y 0 is the thickness of the dielectric. Fig. 6(a) shows energy landscapes when V G is increasing. Assuming that dielectric is negatively polarized to begin with (P < 0 at V G = 0), the open circles denote the positions of the stable equilibrium. As V G increases, the energy landscape changes such that value of P at equilibrium increases (though keeping the same negative sign, see Fig. 6(c) ). Beyond a certain V G > V sp , the left minima of energy landscape (occurring at P < 0, Fig. 6 (a)) vanishes and P has to abruptly switch from a negative value (P = −P c ) to a positive value (Fig. 6(a) , energy landscape corresponding to V G > V sp ). Like an SG-FET, if V G is reduced below V sp , P can not immediately switch back from a positive value to a negative value, because of the presence of an energy barrier as shown in Figs. 6(a) and (b) . V G has to be reduced below V sn for switching back the polarization to a negative value (Figs. 6(b) and (c) ). When V G is decreasing, polarization switches at P = P c . Mathematically, the switching occurs when
This abrupt switching of polarization causes the hysteretic P-V G characteristics as shown in Fig. 6(c) . Interestingly, ferroelectric cannot be stabilized in a regime defined by −P c ≤ P ≤ P c as shown in Fig. 6(d) .
For hysteresis-free abrupt switching in a FE-FET, a P-V G characteristics as shown in Fig. 6(e) is required (similar to the y-V G characteristics of an SG-FET in Fig. 4(c) ). Such P-V G characteristics can only be achieved if energy barrier at V G = V sp can be compensated by an extra energy component (U ext ) as shown in Fig. 6(f) to give rise to a flat energy landscape in Fig. 6(g) . This extra energy component can be provided by a series capacitor (channel depletion capacitance) in a FE-FET. If the series capacitor cannot completely compensate the energy barrier, it reduces the hysteresis window and thus leads to lower power dissipation. This series capacitor is equivalent to the nonlinear spring in an SG-FET.
Similar to an SG-FET, hysteresis-free smooth switching in a FE-FET requires a benign P-V G characteristics so that it does not exhibit any hysteresis with no instability in P. It has previously been shown that a series capacitor C s ≤ −1/2αy 0 stabilizes the ferroelectric for all values of P as shown in Fig. 7(a) [24] , [27] . Note that, we only consider the case of an n-channel FE-FET so that only positive polarization (P ≥ 0) is important. Fundamentally, stabilization of the ferroelectric in inherently unstable regime (0 ≤ P ≤ P c ) comes from the negative feedback provided by the series capacitor. Similar to an SG-FET, in the unstable regime, the voltage drop across the ferroelectric (V FE ) decreases (Fig. 7(b) ). This decrease in V FE amplifies the change in surface potential Fig. 7(b) . Using the voltage drop across ferroelectric as
where Q = 0 E + P ≈ P is the total charge, α 0 = 2α, β 0 = 4β, and γ 0 = 6γ , it can easily be shown that the body factor
Here, C FE is the capacitance of the ferroelectric. Interestingly, ferroelectric effectively acts like a negative capacitor (C FE < 0, when 0 ≤ P ≤ P c ) in the unstable regime to lower m below one (Fig. 7(c) ). The corresponding I DS -V G characteristics is shown in Fig. 7(d) , which confirms the hysteresis-free smooth switching. The effective sub-threshold swing in the unstable regime is
≈ 42 mV/decade which confirms the voltage amplification provided by the negative capacitor.
VI. CONCLUSIONS
We have shown that a FE-FET and an SG-FET belong to a general class of switches called Landau switches characterized by a two-well energy landscape similar to that of a phase transition. We determined that an extra energy component is necessary to flatten energy landscape of Landau switches for hysteresis-free abrupt switching. In contrast, stabilization of the gate insulator in the negative capacitance regime provides internal voltage amplification for hysteresis-free sub-60 mV/decade switching. Moreover, an SG-FET provides a unique material-independent way to achieve hysteresis-free sub-60 mV/decade switching. It only utilizes the nonlinear electromechanical coupling unlike other proposals such as tunnel FETs, impact ionization FETs, ferroelectric negative capacitance FETs. Although, the results are discussed for top of the barrier transport, the general conclusions are valid for other transport mechanisms also.
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APPENDIX A PULL-IN INSTABILITY AND HYSTERESIS
The static behavior of an SG-FET, is governed by the minimization of total system energy U = U s +U e given by (3) and (4) in main text. Minimization of U with respect to y i.e., dU /dy = 0, yields the following force balance equation:
where the left hand side of (A1) is the spring force and the right hand side is the electrostatic force. Pull-in instability occurs when U − y profile exhibits an inflection point i.e., d 2 U /dy 2 = 0, yielding
The solution of (A1) and (A2) defines the critical gap y c at which the pull-in instability occurs i.e.,
which is same as (3) in the main text. Using (A1) and (A3) value of pull-in voltage V PI is given by
Once the gate is pulled-in, it does not spring back at the same voltage as discussed in the main text, rather the voltage has to be reduced below the pull-out voltage (V PO ). Expression of V PO can simply be obtained by putting y = 0 in (A1) and is given by
Now using the analytical formula of V PI and V PO , the expression for hysteresis H V = V PI − V PO is given by
which suggests that y c = 0 implies H V = 0.
APPENDIX B SIMULATION FRAMEWORK FOR SG-FET
In a practical SG-FET, the buildup of charge inside the channel should be taken into account. Considering that, the static behavior of an SG-FET is dictated by
where E air is the electric field in the air and is equal to 
where, μ n is the channel mobility for electrons, V DS is the applied drain to source voltage. 
Now taking derivative of (A14) with respect to ψ s , we get
Simplifying this we get Eq. (7) i.e., where C s is the depletion capacitance and C air is the effective air-gap capacitance.
